UNIGRAF

Video Test Generator

VTG-3112

PCI Interface

Test Signal Generator for Digital Displays

The VTG-3112 PCI board is a digital video signal generator designed for testing, evaluating and servicing different types of Flat Panel Displays in manufacturing, research & development. It can supply the necessary signals for displaying test pictures on LCD, EL and Plasma Displays or other equipment using digital video inputs, colour or monochrome.

Excellent tools for testing

VTG software comes with a set of commonly-used timings and test patterns. For user's special needs it is simple to edit and modify them and save for further use. It offers complete single pixel control in any timing and pattern including text with bitmap and vector fonts. It is easy to build test sequences for manufacturing, burn-in, quality control and service routines. Also multiple generators can be controlled in one PC.

Unigraf VTG Software and Hardware offer quick, easy and powerful tools designed precisely for various types of video testing applications of today and tomorrow.

Easy & Efficient Interfacing Control

The large variation in the interface signaling required by different types of displays is solved by versatile VTG Interface Adapter bus. Different VIA- adapters, supporting various display interfaces, can be connected to VTG-3112. New VIA-adapters can be developed as the interfaces and standards improve and change.

Powerful programmability and software support

- Max 120 MHz double pixel clock enabling 240 MHz pixel frequency
- WinVTG.exe User Interface for Windows[™] (95, 98, NT, 2000)
- DLL for application programming
- Bitmap support for multiple file formats:
 .BMP .GIF .JPEG .PCD .PCX .PNG .TIF
- ATE support, VESA DPMS and DDC
- Unlimited number of permanent programmable patterns, timings, colors, palettes, signal formats and sequences



UNIGRAF

Video Test Generator VTG-3112

BASIC SPECIFICATIONS

(Some features can be extended with the use of a suitable Interface Adapters)

Pixel Clock Data Communication From1 MHz to 120 MHz Double Pixel Clock for 240 MHz DDC2B capable DDC interface with write function Max Pixel Frequency Step: 0,01 MHz **Data Storage** Accuracy +50 ppm Number of Files only restricted by usable disk capacity **Timing Files** unlimited **Graphics Display Memory Size Test Patterns** unlimited Resolutions 2048 x 2048 x 8 bit colors Color Set Files unlimited out of 16.7 million true color **Test Sequences** unlimited Instruction Files unlimited **Horizontal Timing** Scan Range 1 - 1000 kHz **Data File Management** Period 256 - 4096 pixels Programmable timing, pattern, color and Sync Pulse 2 - 2048 pixels Default Settings sequence files at start Back Porch 0 - 2048 pixels Selection of normal or auto sequence Display Resolution 16 - 4080 pixels, active File Path Setting Separately programmable for all file types Adjust Step 1 pixel for all dot clocks LAN Control Possible with standard LAN-software Vertical Timing System Requirements and Software Scan Range 10 - 200 Hz Windows[™] operating system (95, 98, NT, 2000) Period 4 - 4500 lines WinVTG .exe User Interface Sync Pulse 1 - 4095 lines Windows DLL software library Back Porch 0 - 4095 lines Visual Basic and C++ sample programs Display Resolution 1 - 4200 lines, active PCI-bus Adjust Step 1 line for all parameters Power: +5V/3A max, +12V/10mA (+ output connector supply for +5V max1A and +12V max2A) Outputs EMI: meets EN 55011, Class B Digital Video 2 pixels x 24 bit (3 x 8 bit, RGB) Dimensions: 272 mm x 107 mm TTL-level, 50 termination 256 simultaneous colors out Colors VTG Interface Adapters and Display Interfacing of 16.7 million 24 bit palette VIA-TMDS, serial differential adapter Hsync TTL-level, 50 termination VIA-LVDS, serial differential adapter Vsync TTL-level, 50 termination VIA-RGB, analog differential adapter Blank Composite blanking signal, VIA-TTL, parallel adapter TTL-level, 50 termination DHP-100, parallel 100pin cable with optional PCB-connector Pixel Clock TTL-level. 50 termination Special 3+8bit control bus for customized interface adapters DHP-100 Dsub Half Pitch Connector **Display Data Format**

 Scan Modes
 Pixel Clocking
 Pixel Clocking
 Data on rising edge, on falling edge or on both edges (DDR) 1, 2 or 4 pixels per clock
 Clock Blank Hsync Clock delay adjustment

Custom Pattern Programming

The Unigraf VTG Series allows you to create your own patterns with a few simple lines of code. For example: COLOR 15 : Sets the color of the pattern

- REPEAT A 0 10000 500 LINE A 0 A 10000 END
- Sets up a loop to be repeated 20 times Draws 20 lines from top to bottom of dis
- ; Draws 20 lines from top to bottom of display left(0) to right (10000)

You can program patterns in SCALED mode with 10000 x 10000 virtual resolution. The ABSOLUTE mode programming uses actual pixel values from horizontal 0-MaxX and vertical 0-MaxY, respectively. Both pattern types can be used with different timings.

ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.



UNIGRAF Oy, Ruukintie 3 FIN-02330 Espoo, Finland Tel. +358 (0)9 859 550 Fax +358 (0)9 802 6699 http://www.unigraf.fi Email: sales@unigraf.fi



CE